ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the specified operating junction temperature range, otherwise specifications are at T_A = 25°C. , V_{IN} = 12V, RUN > 1.25V unless otherwise noted. (Note 2)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Bias Supply (V _{IN} ,	EXTV _{CC})	1					1
V _{IN}	Bias Input Supply Operating Voltage Range			5		70	V
EXTVcc	Auxiliary Bias Voltage Operating Range			5		70	V
Ι _Q	V _{IN} Supply Current (Shutdown Mode)	$V_{IN} = 5V$, RUN = 0V, EXTV _{CC} = 0V			70	100	μA
	V _{IN} Supply Current (Standby Mode)	$V_{IN} = 5V$, RUN = 0.9V, EXTV _{CC} = 0V			3		mA
Controller Operat	lion						1
V _{OUT}	Output Voltage Operating Range			1		70	V
V _{FB}	Regulated Feedback Voltage	(Note 4) ITH, ITHB Voltage = 1.2V	٠	0.99	1.00	1.01	V
IV _{FB}	V _{FB} Pin Current	(Note 4)			-50	-100	nA
V _{REFLNREG}	Reference Voltage Line Regulation	(Note 4), V _{IN} = 12V to 72V			0.01	0.2	%
VLOADREG	Output Voltage Load Regulation	Measure in Servo Loop, ITH = ITHB, ΔI_{TH} Voltage = 1.2V to 1.8V			0.05	0.2	%
		Measure in Servo Loop, ITH = ITHB, ΔI_{TH} Voltage = 1.2V to 0.6V			-0.05	-0.2	%
9 _m	Error Amplifier Transconductance g _m	(Note 4) ITH = ITHB = 1.2V, Sink/Source = 10µA			2		mmho
g _{mb} (Buck)	Error Amplifier Transconductance g _{mb}	(Note 4) ITH = ITHB = 1.2V, Sink/Source = 10µA			1		mmho
UVLO_DRV _{CC}	DRV _{CC} Undervoltage Lockout	DRV _{CC} Ramping Down		3.9	4.3	4.5	V
UVLO_DRV_HYS	DRV _{CC} Undervoltage Hysteresis				0.35		V
UVLO_INTV _{CC}	INTV _{CC} Undervoltage Lockout	INTV _{CC} Ramping Down			3.95		V
UVLO_INTV_HYS	INTV _{CC} Undervoltage Hysteresis				0.45		V
V _{RUN}	RUN Pin Threshold 1 (Shutdown to Standby) RUN Pin Threshold 2 (Standby to On)	V _{RUN} Rising V _{RUN} Rising		0.3 1.1	0.57 1.2	1.3	V V
I _{RUN}	RUN Pin Source Current	V _{RUN} <0.57V 0.57V < V _{RUN} < 1.2V V _{RUN} > 1.2V			1 2 6		μΑ μΑ μΑ
I _{SS}	Soft-Start (SS Pin) Source Current	4.02			2.5		μA
DMAX_BG2	Maximum Duty Cycle of Boost Mode (BG2)				90		%
Inductor Current	Sensing	1					
V _{SENSE} (ILMAX)	Maximum Inductor Peak Current Sense Threshold	$\label{eq:model} \begin{split} & \text{MODE/ILIM} < \text{INTV}_{\text{CC}}/2, \text{ ITH} = \text{ITHB} = 2.1\text{V}, \\ & \text{V}_{\text{ISNSP}} - \text{V}_{\text{ISNSD}} = 25\text{mV} \end{split}$	•	18	25	32	mV
		$\label{eq:MODE/ILIM} \begin{array}{l} \text{MODE/ILIM} > \text{INTV}_{CC}/2, \text{ ITH} = \text{ITHB} = 2.1\text{V}, \\ \text{V}_{\text{ISNSP}} - \text{V}_{\text{ISNSD}} = 50\text{mV} \end{array}$	•	40	50	60	mV
		$\label{eq:MODE/ILIM} \begin{array}{l} \mbox{MODE/ILIM} < \mbox{INTV}_{CC}/2, \mbox{ ITH} = \mbox{ITHB} = 2.1 \mbox{V}, \\ \mbox{V}_{ISNSP} = \mbox{V}_{ISNSD} \end{array}$	•	92	100	108	mV
		$\label{eq:model} \begin{array}{l} \mbox{MODE/ILIM} > \mbox{INTV}_{CC}/2, \mbox{ ITH} = \mbox{ITHB} = 2.1 \mbox{V}, \\ \mbox{V}_{\mbox{ISNSP}} = \mbox{V}_{\mbox{ISNSD}} \end{array}$	•	190	200	210	mV
I _{ISNSD}	ISNSD Pin Leakage Current				0	±0.1	μA
ISNSN	ISNSN Pin Leakage Current				0	±0.1	μA
Input/Output Aver	rage Current Regulation						
I _{CSP}	CSP Pin Input Current	$V_{CSP} = V_{CSN} > 5V, V_{CSP} - V_{CSN} = 50mV$			14	20	μA
ICSN	CSN Pin Input Current	$V_{CSP} = V_{CSN} > 5V, V_{CSP} - V_{CSN} = 50mV$			14	20	μA
ΔI_{CS}	CSP/CSN Pin Current Mismatch	$V_{CSP} = 12V, V_{CSP} - V_{CSN} = 50mV$			0.05	±1	μA
V _{MAX(IAVG)}	Maximum Average Current Limit	V _{CSP} = 12V	•	46.5	50	53	mV
ISETCUR	SETCUR Pin Output Current			14	15	16	μA

BLOCK DIAGRAM



APPLICATIONS INFORMATION

The Typical Application on the first page is a basic LTC7878 application circuit. Detailed external components may be referred to the Figure 8. External component selection is driven by the load requirement and begins with the selection of the inductor value and DCR. Next, the power MOSFETs are selected. Finally, C_{IN} and C_{OUT} are selected. This circuit can be configured for operation up to an input voltage of 70V.

Inductor Selection and DCR Current Sensing

The inductor selection and operating frequency are interrelated in that higher operating frequencies allow the use of smaller inductor and capacitor values but with higher switching losses. The inductor value also has a direct effect on ripple current. Since LTC7878 is a constant-frequency peak current mode controller, the inductor peak current is regulated and limited cycle-by-cycle. The inductor should be selected with saturation current higher than the maximum peak current. The maximum output DC current in the buck mode is the peak inductor current minus half of the ripple current. In the boost mode, the maximum output DC current varies with duty cycle and ripple current. Too large ripple current will reduce the maximum output current and too small ripple may cause the small current sense signal and more sensitive to the switching noise. Typically, set the inductor current ripple ΔI_1 to 30% to 60% of the maximum DC inductor current at the nominal input voltage is a good starting point. If the buck-boost converter only operates in buck mode and buck-boost mode, the maximum DC inductor current is about the maximum output load current. Otherwise, the maximum DC inductor current is the inductor current in the boost mode with minimum V_{IN} at the maximum load condition. And it can be calculated as:

$$I_{L} = I_{LOAD(MAX)} \frac{V_{OUT}}{V_{OUT}} V_{IN}$$

LTC7878 uses the inductor DCR (DC Resistance) for current sensing and close loop regulation. After selecting the inductance and saturation current, the DCR of the inductor also need to be properly chosen to achieve the required output current and current limit. To sense the inductor current with a large DCR, ISNSD pin may be short to the ISNSP pin to achieve 100mV or 200mV current sense threshold limits. Choose the DCR of the inductor so that the peak current is less than the saturation current but higher than the maximum DC current plus the ripple current.

$$DCR \le \frac{V_{SENSE(MAX)}}{I_{LOAD(MAX)} + \frac{\Delta I_{L}}{2}}$$

Filter components, especially capacitors, must be placed close to the LTC7878, and the sense lines should run close together to a Kelvin connection underneath the current sense element (Figure 3). And in Figure 4, the external R1 • C1 time constant is chosen to be exactly equal to the L/DCR time constant, the voltage drop across the external capacitor is equal to the drop across the inductor DCR. C1 is usually selected to be in the range of 0.047µF to 0.47 μ F. For example, a 4.7 μ H/10m Ω inductor and C1= 0.047uF, the R1 should be $L/(DCR \bullet C1) = 10k\Omega$. The maximum peak inductor current is V_{SENSE}/DCR = (100mV or $200 \text{mV}/10 \text{m}\Omega = 10 \text{A}$ or 20 A depend on the MODE/ ILIM pin setup. To further tune the current limit, another resistor may be paralleled with C1 to form a resistor divider with R1 and scale the sensed voltage. Refer to the standard DCR setup in buck controller data sheet (e.g. LTC3855) for details.



Figure 3. Sense Lines Placement with Inductor DCR

D_{BST2}

APPLICATIONS INFORMATION

by reverse recovery current, is inversely proportional to the gate drive current and has an empirical value of 1.7.

For switch D, the maximum power dissipation happens in the boost region, when its duty cycle is higher than 50%. Its maximum power dissipation at maximum output current is given by:

$$P_{D,BOOST} = \frac{I_{OUT(MAX)} \bullet V_{OUT}}{V_{IN}}^{2} \bullet \rho \tau \bullet R_{DS(ON)} \bullet \frac{V_{IN}}{V_{OUT}}$$

For the same output voltage and current, switch A has the highest power dissipation and switch B has the lowest power dissipation unless a short occurs at the output. From a known power dissipated in the power MOSFET, its junction temperature can be obtained using the following formula:

$$T_J = T_A + P \bullet R_{TH(JA)}$$

The $R_{TH(JA)}$ to be used in the equation normally includes the $R_{TH(JC)}$ for the device plus the thermal resistance from the case to the ambient temperature ($R_{TH(JC)}$). This value of T_J can then be compared to the original, assumed value used in the iterative calculation process.

Top MOSFET Driver Supply

Refer to the Block Diagram, the external bootstrap capacitors C_{BST1} and C_{BST2} connected to the BOOST1 and BOOST2 pins supply the gate drive voltage for the topside MOSFET. When the top switch A turns on, the switch node SW1 rises to V_{IN} and the BOOST1 pin rises to approximately V_{IN} + DRV_{CC}. When the bottom switch B turns on, the switch node SW1 drops to low and the boost capacitor C_{BST1} is charged through diode D_{BST1} from DRV_{CC} . When the top switch D turns on, the switch node SW2 rises to V_{OUT} and the BOOST2 pin rises to approximately V_{OUT} + DRV_{CC}. When the bottom switch C turns on, the switch node SW2 drops to low and the boost capacitor C_{BST2} is charged through diode DBST2 from DRV_{CC}. The boost capacitors C_{BST1} and C_{BST2} need to store about 100 times the gate charge required by the top switches A and D. In most applications, a 0.1µF to 0.47µF, X5R or X7R dielectric capacitor is adequate. The low leakage Schottky diodes D_{BST1} and D_{BST2} must be able to handle the top driver current. Due to the large duty cycle and short on-time of BG1/BG2 when V_{IN} is close to V_{OUT} , the pulse current on D_{BST1} and D_{BST2} could be higher than 100mA. It is suggested that the current capability of D_{BST1} and D_{BST2} higher than 100mA. The D_{BST1} reverse breakdown voltage must be greater than V_{IN} and D_{BST1} reverse breakdown voltage must be greater than V_{OUT} .

DRV_{CC} Regulators and $EXTV_{CC}$

The LTC7878 features a P-channel MOSFET LDO that supplies power to DRV_{CC} from the V_{IN} supply. DRV_{CC} powers the gate drivers and most of the LTC7878's internal circuitry. The linear regulator regulates the voltage at the DRV_{CC} pin to 7V when V_{IN} voltage is greater than 7V. EXTV_{CC} connects to DRV_{CC} through another P-channel MOSFET LDO and can also regulate the DRV_{CC} to 7V. LTC7878 internally choose the efficient LDO between V_{IN} and EXTV_{CC} to reduce the IC temperature. Both LDOs can supply the driver current and must be bypassed to ground with a minimum of 4.7µF ceramic capacitor or low ESR electrolytic capacitor. Good bypassing is needed to supply the high transient currents required by the MOSFET gate drivers.

High input voltage applications in which large MOSFETs are being driven at high frequencies may cause the maximum junction temperature rating for the LTC7878 to be exceeded. The DRV_{CC} current, which is dominated by the gate charge current, may be supplied by the linear regulator either from V_{IN} or from EXTV_{CC}. Power dissipation for the IC in this case is highest and is equal to (V_{IN} or EXTV_{CC}) • I_{DRVCC}. The gate charge current is dependent on operating frequency, as discussed in the Efficiency Considerations section. The junction temperature can be estimated by using the equations given in Note 3 of the Electrical Characteristics table. For example, the LTC7878 DRV_{CC} supply, the worst-case junction temperature at room temperature can be calculated by:

 $T_J = 25^{\circ}C + (40mA)(60V)(34^{\circ}C/W) = 106.6^{\circ}C$